


## INFORMATION PROCESSOR

**Patent number:** JP11024930  
**Publication date:** 1999-01-29  
**Inventor:** YAMAMOTO TAKAO  
**Applicant:** MATSUSHITA ELECTRIC IND CO LTD  
**Classification:**  
 - international: G06F9/38; G06F9/38; G06F9/46  
 - european:  
**Application number:** JP19970183881 19970709  
**Priority number(s):**


Also published as:

 JP11024930 (/

### Abstract of JP11024930

**PROBLEM TO BE SOLVED:** To provide an information processor which corresponds to an instruction flow constituted of a variable length instruction and allows parallel execution of more instruction flows with less hardware.

**SOLUTION:** A data processor constituting an information processor sequentially selects instruction fetch addresses 110-140 of the four instruction flows, and fetches the instructions. The fetched instructions are sequentially stored in two instruction buffers 210 and 220, and two instruction decoders 310 and 320 simultaneously decode the instructions of the instruction buffers by two instruction decoders 310 and 320 one by one. An operation execution part 400 is controlled and an information processing is executed. Thus, plural instruction flows can be executed in parallel by a small hardware scale and multiple instruction flows can be executed in parallel with less hardware.



Data supplied from the *esp@cenet* database - Worldwide

**BEST AVAILABLE COPY**